BOPS, Not FLOPS! A New Metric and Roofline Performance Model For
  Datacenter Computing by Wang, Lei et al.
BOPS, NOT FLOPS!
A NEW METRIC AND ROOFLINE PERFORMANCE MODEL
FOR DATACENTER COMPUTING
EDITED BY
LEI WANG
JIANFENG ZHAN
WANLING GAO
KAIYONG YANG
ZIHAN JIANG
RUI REN
XIWEN HE
CHUNJIE LUO
Software Systems Laboratory (SSL), ACS
ICT, Chinese Academy of Sciences
Beijing, China
AUG, 15, 2019
ar
X
iv
:1
80
1.
09
21
2v
4 
 [c
s.P
F]
  8
 N
ov
 20
19
BOPS, Not FLOPS! A New Metric and Roofline Performance
Model For Datacenter Computing
Lei Wang, Jianfeng Zhan, Wanling Gao, KaiYong Yang, ZiHan Jiang, Rui Ren, Xiwen
He, Chunjie Luo
November 11, 2019
Abstract
For emerging datacenter (in short, DC) workloads, such as online Internet services or of-
fline data analytics, how to evaluate the upper bound performance and provide apple-to-apple
comparisons are fundamental problems. To this end, an unified computation-centric metric is
an essential requirement. FLOPS (FLoating-point Operations Per Second) as the most impor-
tant computation-centric performance metric, has guided computing systems evolutions for
many years. However, our observations demonstrate that the average FLOPS efficiency of the
DC workloads is only 0.1%, which implies that FLOPS is inappropriate for DC computing.
To address the above issue, inspired by FLOPS, we propose BOPS (Basic Operations Per Sec-
ond), which is the average number of BOPs (Basic OPerations) completed per second, as a new
computation-centered metric. We conduct the comprehensive analysis on the characteristics
of seventeen typical DC workloads and extract the minimum representative computation op-
erations set, which is composed of integer and floating point computation operations of arith-
metic, comparing and array addressing. Then, we propose the formalized BOPS definition
and the BOPS based upper bound performance model. Finally, the BOPS measuring tool is
also implemented. To validate the BOPS metric, we perform experiments with seventeen DC
workloads on three typical Intel processors platforms. First, BOPS can reflect the performance
gap of different computing systems, the bias between the peak BOPS performance (obtaining
from micro-architecture) gap and the average DC workloads’ wall clock time gap is no more
than 10%. Second, BOPS can not only perform the apple-to-apple comparison, but also reflect
the upper bound performance of the system. For examples, we analyze the BOPS efficiency
of the Redis (the online service) workload and the Sort (the offline analytics) workload. And
using the BOPS measuring tool–Sort can achieve 32% BOPS efficiency on the experimental
platform. At last, we present two use cases of BOPS. One is the BOPS based system evalua-
tion, we illustrate that using BOPS, we can compare performance of workloads from multiple
domains, which include but are not limited to Big data, AI, HPC, OLTP and OLAP, then we
can determine which kind of workload is more suitable for the such DC system. The other
is the BOPS based DC workload optimizations, we show that under the guiding of the BOPS
based upper bound performance model, named DC-Roofline, the Sort workload achieves 4.4X
performance improvements. Furthermore, we propose an optimization methodology for the
real-world DC workloads, which is based on the DC-Roofline model. Under the guidance of
the proposed methodology, we optimize Redis (a typical real-world DC workload) by 1.2X.
1 Introduction
To perform data analysis or provide Internet services, more and more organizations are building
internal datacenters, or renting hosted datacenters. As a result, DC (datacenter) computing has
become a new paradigm of computing. The proportion of DC has outweighed HPC (High Perfor-
mance Computing) in terms of market share (HPC only takes 20% of total) [1]. How to evaluate
the performance efficiency and provide apple-to-apple comparisons are fundamental problems.
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There is an urgent need for a unified metric. For HPC, FLOPS is a powerful metric and has pro-
moted its rapid evolution and optimization over a period of decades [11]. However, for DC, there
is still no such metric.
Generally, the wall clock time is used as a ground truth metric for the computer system. Based
on it, the performance metrics are classified into two categories. One is the user-perceived metric,
which can be intuitively perceived by the user, such as requests per second [44], sorting number
per second [43]. The other is the computation-centered metrics, which are related to specific
computation operations, such as FLOPS (FLoating-point Operations Per Second).
User-perceived metrics can be intuitively perceived by the user. But, user-perceived metrics
have two limitations. First, user-perceived metrics are hard to measure the upper bound perfor-
mance of computer systems, which is the foundation of the quantitative evaluation. For example,
for the matrix multiply workload, the deep optimized version gains 62,000X out performance of
the original Python version on the same Intel multi-core processor platform [41]. So, we wonder
the performance efficiency and the upper bound performance of the matrix multiply workload on
this platform. Second, different user-perceived metrics cannot be used to perform the apple-to-
apple comparison. For example, requests per second and sorting number per second cannot be
used for comparison. We cannot obtain the performance efficiency for different type of workloads
on the target system.
Computation-centric metrics solve the above limitations. Different workloads can perform
the apple-to-apple comparisons. Furthermore, the performance numbers of the metric can be
measured by the micro-architecture of the system, the specific micro benchmark and the real-
world workload. By using these different numbers, we can build the upper bound model, which
allows us to understand the upper bound performance of the computer system. For example,
FLOPS motivates continuously exploring to achieve upper bound performance. Also, the winner
of Gordon Bell prize and TOP500 ranking represents the best FLOPS performance currently
[42]. However, FLOPS is insufficient for DC anymore. Our experiments show that the average
FLOPS efficiency is only 0.1% for DC workloads, so that it cannot represent the actual execution
performance for DC. OPS (operations per second) is another computation-centric metric. OPS [27]
is initially proposed for digital processing systems. The definitions of OPS are extended to the
artificial intelligence processor [17, 23, 24, 36]. All of them are defined in terms of one or more
fixed operations, such as the specific matrix addition operation. However, these operations are
only a fraction of diverse operations in DC workloads.
In this paper, inspired by FLOPS [11] and OPS [27], Basic OPerations per Second (BOPS
for short) is proposed to evaluate DC computing systems. The contributions of the paper are
described as follows.
First, Based on workload characterizations of seventeen typical DC workloads, we find that
DC workloads are data movement dominated workloads, which have more integer and branch
operations. Then, following the rule of choosing a representative minimum operation subset, we
define BOPs as the integer and floating point computation operations of arithmetic, comparing
and array addressing (related with data movement). For the quantitative evaluation, the formal-
ized BOPS definition and the BOPS based upper bound performance model are also given, Finally,
we implement the Sort workload as the first BOPS measuring tool.
Second, we validate the BOPS metric on three typical Intel processors systems with seven-
teen typical DC workloads. Results show that BOPS can reflect the performance gap of different
systems, and the bias between the peak BOPS performance (obtaining from micro-architecture)
gap and the average DC workloads’ wall clock time gap is no more than 10%. Furthermore, BOPS
can not only perform the apple-to-apple comparison, but also reflect the upper bound performance
of the system. The Redis (the online service workload) and the Sort (the offline analytics work-
load) can perform the BOPS performance comparison. The BOPS efficiency of the Sort workload
achieves 32% of the peak performance of the Intel Xeon E5645 platform, and the attained upper
bound performance efficiency (calculating by the BOPS based upper bound model) of Sort achieves
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68%.
Third, we illustrate the use cases of BOPS. First, BOPS based upper bound model, named
DC-Roofline, can help to guide the optimization of the DC workloads. For the Sort workload, the
performance improvement achieves 4.4X. Second, the BOPS metric is also suitable for typical
HPC benchmarks, which include HPL, Graph500 and Stream workloads. We illustrate that using
BOPS to evaluate the computer system from multiple application domains, which include but are
not limited to Big data, AI, HPC, OLTP and OLAP.
Forth, a real-world DC workload always has million lines of codes and tens of thousands of
functions, so it is not easy to use the DC-Roofline model directly. We propose a new optimization
methodology. We profile the hotspot functions of the real-world workload and extract the cor-
responding kernel workloads. The real-world application gains performance benefit from merg-
ing optimizations methods of kernel workloads, which are under the guidance of DC-Roofline.
Through experiments, we demonstrate that Redis—a typical real-world workload gains perfor-
mance improvement by 1.2X.
The remainder of the paper is organized as follows. Section 2 summarizes the related work.
Section 3 states background and motivations. Section 4 defines BOPS, and reports how to use
it. Section 5 is the evaluations of BOPS. Section 6 is the use case of BOPS. Section 7 draws a
conclusion.
2 Related Work
The performance metrics can be classified into two categories. One is the user-perceived metric,
another is the computation-centric metric.
User-perceived metrics can be further classified into two categories: one is the metric for the
whole system, and the other is the metric for components of the system. The examples of the
former include data sorted in one minute (MinuteSort), which measures the sorting capability of
a system [5], and transactions per minute (TPM) for the online transaction system [2]. The exam-
ples of the latter include the SPECspeed/SPECrate for the CPU component [3], the input/output
operations per second (IOPS) for the storage component [14], and the data transfer latency for the
network component [13].
There are many computation-centric metrics. FLOPS (FLoating-point Operations Per Second)
is a computation-centric metric to measure the computer system, especially in field of the scien-
tific computing that makes heavy use of floating-point calculations [11]. The wide recognition
of FLOPS indicates the maturation of high performance computing. MIPS (Million Instructions
Per Second) [22] is another famous computation-centric metric, which is defined as the million
number of instructions the processor can process in a second. The main limitation of MIPS is
that it is architecture-dependent. There are many derivatives of the MIPS, including MWIPS and
DMIPS [28], which use synthetic workloads to evaluate the floating point operations and integer
operations, respectively. The WSMeter metric [37], which is defined as the quota-weighted sum
of MIPS of a job, is also a derivative of MIPS, and hence it is also architecture-dependent. Un-
fortunately, modern DCs are heterogeneous, which consist of different types of hardware. OPS
(Operations Per Second) is another computation-centric metric. OPS [27] is initially proposed for
digital processing systems, which is defined as the 16-bit addition operations per second. The
definitions of OPS are then extended to Intel Ubiquitous High Performance Computing [35] and
artificial intelligence processors, such as Tensor Processing Unit [23, 36] and Cambricon proces-
sor [17, 24]. All of these definitions are in terms of one or more fixed operations. For example,
Operations are 8-bit matrix multiplication operations in TPU and 16-bit integer operations in
Cambricon processor, respectively. However, the workloads of modern DCs are comprehensive
and complex, and the bias to one or more fixed operations can not ensure the evaluation fairness.
For each kind of metrics, the corresponding tools or benchmarks [39] are proposed to calcu-
late the values. For user-perceived metrics—SPECspeed/SPECrate, SPECCPU is the benchmark
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suite [3] to measure the CPU component. For computation-centric metrics, Whetstone [21] and
Dhrystone [32] are the measurement tools for MWIPS and DMIPS, respectively. HPL [11] is a
widely used measurement tool for FLOPS.
For computation-centric metrics, the Roofline model [33] is the famous performance model.
The Roofline model can depict the upper bound performance of given workloads, when different
optimization strategies are adopted to the target system. The original Roofline model [33] adopts
FLOPS as the performance metric.
3 Background and Motivations
3.1 Background
3.1.1 The Computation-centric Metric
The computation-centric metric is the key element to quantitatively depict the performance of
the system [39]. The computation-centric metric can be calculated at the source code level of
applications, which is independent with the underlying system implementations. Also, it can be
calculated at the binary code level of softwares and the instruction level of hardware, respectively.
So it is effective for the co-design across different layers. Generally, a computation-centric metric
has performance upper bound on the specific architecture according to the micro-architecture
design. For example, the peak FLOPS is computed as follows.
FLOPSPeak =NumCPU ∗NumCore ∗Frequency∗NumFloatingpointOperationsPerCycle (1)
For example, in our experimental platform, the Intel Xeon E5645 is Westmere architecture, which
is equipped with four-issue and out-of-order pipeline. In the E5645 platform, the CPU number is
1, the Core number is 6, the frequency of each CPU Core is 2.4GHZ, the floating point operations
per cycle of each CPU Core is 4 (four-issue and two independent 128-bit SSE FPUs). So, the
E5645’s peak FLOPS is 57.6 GFLOPS.
The measurement tool is used to measure the performance of systems and architectures in
terms of metric values, and report the gap between the real value and the theoretical peak one.
For example, HPL [11] is a widely used measurement tool in terms of FLOPS. The FLOPS effi-
ciency of a specific system is the ratio of the HPL’s FLOPS to the peak FLOPS.
FLOPSE f f iciency = FLOPSReal /FLOPSPeak (2)
In our experiments, the real FLOPS obtaining from the HPL benchmark is 38.9 GFLOPS, and
the FLOPS efficiency of the E5645 platform is 68%.
3.1.2 The Upper Bound Performance Model
The bound and bottleneck analysis can be built under the computation-centric metric. For exam-
ple, the Roofline model [33] is a famous upper bound model based on FLOPS. There are many
system optimization works [19] [15], which are performed based on the Roofline model in the
HPC domain.
FLOPSAttainedPeak =min(OI ∗MemBandPeak,FLOPSPeak) (3)
The above equation of the Roofline model indicates that the attained workload performance
bound of a specific platform is limited by the computing capacity of the processor and the band-
width of the memory. FLOPSPeak and MemBandPeak are the peak performance of the platform,
and the operation intensity (i.e., OI) is the total number of floating point operations divided by
the total byte number of memory access. If the attained peak FLOPS is OI ∗MemBandPeak, the
bottleneck is the bandwidth of the memory. Otherwise, the bottleneck is the computing capacity.
For example, the OI of the HPL benchmark is 6.1, the peak memory bandwidth is 13.8GB/s, the
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FLOPSPeak is 57.6 GFLOPS. So, the attained peak FLOPS of the HPL is 57.6 GFLOPS, the bot-
tleneck is the computing capacity and the attained FLOPS efficiency (FLOPSReal /FLOPSAttainedPeak)
is 68% too. Furthermore, based on the Equation 3, to identify the bottleneck and guide the opti-
mization, the ceilings (for example, the ILP and SIMD optimizations) can be added to provide the
performance tuning guidance [33].
3.1.3 DCMIX
We choose the DCMIX [40] as benchmarks for DC computer systems. DCMIX is designed for
modern DC computing systems, which has 17 typical DC workloads (including online service
and data analysis workloads). Latencies of DCMIX workloads are ranged from microseconds to
minutes. The applications of DCMIX involve Big Data, artificial intelligence (AI), OLAP, and
OLTP. As shown in Table 1, there are two categories of benchmarks in the DCMIX, which are
Micro-Benchmarks (kernel workloads) and Component benchmarks (real DC workloads).
Table 1: Workloads of the DCMIX
Name Type Domain Category
Sort offline analytics Big Data MicroBench
Count offline analytics Big Data MicroBench
MD5 offline analytics Big Data MicroBench
MatrixMultiply offline analytics AI MicroBench
FFT offline analytics AI MicroBench
Union offline analytics OLAP MicroBench
Redis online service OLTP Component
Xapian online service Big Data Component
Masstree online service Big Data Component
Bayes offline analytics Big Data Component
Img-dnn online service AI Component
Moses online service AI Component
Sphinx online service AI Component
Alexnet offline analytics AI Component
Convolution offline analytics AI Component
Silo online service OLTP Component
Shore online service OLAP Component
3.2 Motivations
3.2.1 Requirements of the DC computing metric
We define the requirements from the following perspectives. First, the metric should reflect
the performance gaps of different DC systems. The wall clock time metric always reflect
the performance gaps of different systems. Also, the computation-centric metric should preserve
this characteristic. We can use the bias between the computing metric gap and the wall clock
time gap to evaluate this requirement. Second, the metric should reflect the upper bound
performance of the DC system and facilitate measurements. Focusing on different system
design, the metric should be sensitive to design decisions and reflect theoretical performance
upper bound. Then, the gap between real and theoretical values is useful to understand the
performance bottlenecks and guide the optimizations.
3.2.2 Experimental Platforms and workloads
We choose DCMIX as DC workloads. Three systems equipped with three different Intel processors
are chosen as the experimental platforms, which are Intel Xeon E5310, Intel Xeon E5645 and
Intel Atom D510. The two former processors are typical brawny-core processors (OoO execution,
four-wide instruction issue), while Intel Atom D510 is a typical wimpy-core processor (in-order
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execution, two-wide instruction issue). Each experimental platform is equipped with one node.
The detailed settings of platforms are shown in Table 2.
Table 2: Configurations of Hardware Platforms.
CPU Type CPU Core
Intel ®Xeon E5645 6 cores@2.4 GHZ
L1 DCache L1 ICache L2 Cache L3 Cache
6 × 32 KB 6 × 32 KB 6 × 256 KB 12 MB
CPU Type CPU Core
Intel ®Xeon E5310 4 cores@1.6 GHZ
L1 DCache L1 ICache L2 Cache L3 Cache
4 × 32 KB 4 × 32 KB 2 × 4 MB None
CPU Type CPU Core
Intel ®Atom D510 2 cores@1.6 GHZ
L1 DCache L1 ICache L2 Cache L3 Cache
2 × 24 KB 2 × 32 KB 2 × 512 KB None
3.2.3 The Limitation of FLOPS for DC
Corresponding with requirements of the DC computing metric, we evaluate the FLOPS from two
aspects. One is reflecting the performance gaps of different DC systems, another is reflecting the
upper bound performance.
The performance gaps are from three folds. First, the performance gaps between E5310 and
E5645, the peak FLOPS performance gap is 2.3X (25.6 GFLOPS v.s. 57.6 GFLOPS), and the gap
of the average wall clock time is 2.1X. The bias is 9%. Second, the performance gaps between
D510 and E5645, the peak FLOPS gap is 12X (4.8 GFLOPS v.s. 57.6 GFLOPS), and the gap of
the average wall clock time is 7.4X. The bias is 62%. Third, for the performance gaps between
D510 and E5310, the peak FLOPS gap is 5.3X, the gap of the average user-perceived performance
metrics is 3.4X. The bias is 60%. The bias of the peak FLOPS performance gap and the
average wall clock time gap between the two systems equipped with Intel Xeon or
Intel Atom processors is more than 60%. This is because that E5645&E5310 and D510 are
totally different micro-architecture platforms, E5645&E5310 are designed for high performance
floating point computing, while D510 is a low power microprocessor for mobile computing. But,
DC workloads are data movement intensive workloads, so the performance gaps between Xeon
and Atom become narrowed.
For reflecting the upper bound performance, we use six microbenchmarks of DCMIX to reveal
the limitations of FLOPS for DC. The details are shown in Table 3. The FLOPS of DC workloads
is only 0.08 GFLOPS on average (only 0.1% of the peak). We use the Roofline model (Equation 3)
to measure the attained upper bound performance and locate the bottlenecks of DC workloads. In
our experiment platform–Intel E5645, the peak FLOPS is 57.6 GFLOPS, and the peak memory
bandwidth (before optimizations) is 13.2GB/s. s. From Table 3, we can observe that, first, the
operation intensity (OI) for six workloads is very low, and the average number is only 0.2. Second,
the Roofline model (Equation 3) indicates that the bottleneck of all six workloads is the bandwidth
of the memory. Furthermore, under the hint of the Roofline model, we increase the memory band-
width through hardware pre-fetching, and the peak memory bandwidth increases from 13.2GB/s
to 13.8GB/s. However, only Union and Count gain obvious performance improvement, which are
16% and 10%, respectively. For the other four workloads, the average performance improvement
is no more than 3%, which indicates the bandwidth of memory is not the real bottleneck. So,
FLOPS is not suitable to obtain the upper bound performance of workloads on the target system.
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Table 3: DC Workloads under The Roofline Model.
Workload FLOPS OI Bottleneck
Sort 0.01G 0.01 Memory Access
Count 0.01G 0.01 Memory Access
MD5 0.01G 0.02 Memory Access
MatrixMultiply 0.2G 0.6 Memory Access
FFT 0.2G 0.5 Memory Access
Union 0.05G 0.1 Memory Access
3.2.4 The characteristics of DC Workloads
In order to define the new metric for the DC computing, we perform a careful workload charac-
terization of DC workloads firstly. We choose the DCMIX as the DC workloads. For traditional
benchmarks, we choose HPCC, PARSEC, and SPECPU. We have used HPCC 1.4, which is a rep-
resentative HPC benchmark suite, for the experiment. We run all of the seven benchmarks in
HPCC. PARSEC is a benchmark suite composed of multi-threaded programs, and we deploy PAR-
SEC 3.0. For SPEC CPU2006, we run the official floating-point benchmark (SPECFP) applica-
tions with the first reference inputs. The experimental platform is the Intel Xeon E5645.
We choose GIPS (Giga-Instructions per Second) and GFLOPS (Giga-Floating point Operations
Per Second) as the performance metrics. Corresponding to performance metrics, we choose IPC
and CPU utilization as the efficiency metrics. As shown in the Fig. 1 (please note that the Y axis
Figure 1: GIPS and FLOPS of Workloads.
in the figure is in logarithmic coordinates), the average GFLOPS of DC workloads is two magni-
tude orders lower than that of traditional benchmarks, while the GIPS of DC workloads is in the
same magnitude order as the traditional benchmarks. And the average FLOPS efficiency is
only 0.1% for DC workloads. Furthermore, the average IPC of DC workloads is 1.1 and that
of traditional benchmarks is 1.4, the average CPU utilization of DC workloads is 70% and that
of traditional benchmarks is 80%. These metrics imply that DC workloads can utilize the system
resource as efficiently as traditional benchmarks. The poor FLOPS efficiency does not lie in the
lower execution efficiency. In fact, the floating point operation intensity of DC workloads (0.05 on
average) is much lower, which leads to the low FLOPS efficiency.
In order to analyze the execution characteristics of DC workloads, we choose the instruction
mixture to perform the further analysis. Fig. 2 shows the retired instructions breakdown, and we
have three observations as follows. First, the load/store instructions of DC workloads take 42%
of total instructions. Furthermore, the ratio of data movement related instructions is 60%,
which include the load, store, array addressing instructions (we obtaining the array addressing
instructions through analyzing the integer and floating point instructions). So, DC workloads
are data movement dominated workloads. Second, the integer/FP instructions of DC work-
loads take 39% of total instructions. Furthermore, for DC workloads, the ratio of integer
to floating point instructions is 38, while the ratios for HPCC, Parsec and SPECFP are 0.3,
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0.4, and 0.02, respectively. That is the main reason why FLOPS does not work in DC computing.
Third, DC workloads have more branch (comparing) instructions, with the ratio of 19%,
while the ratios of HPCC, Parsec and SPECFP are 16%, 11%, and 9%, respectively. So, DC work-
loads are data movement dominated workloads, which have more integer and branch
operations.
Figure 2: Instructions Mixture of DC Workloads.
3.2.5 What should be included in our new metric for the DC computing
As the computation-centric metric, we abstract basic computation operations from integer and
floating point instruction analysis of DC workloads. First, from the instruction mixture analysis,
we know that the ratio of integer to floating point instructions is 38. So, we must consider both
integer and floating point operations. Second, as floating point and integer operations are more di-
verse and all of them are different, we will not consider all of floating point and integer operations.
Following the rule to choose a representative minimum operations subset of DC workloads. We
analyze the floating point and integer operations of microbenchmarks of DCMIX through insert-
ing the analysis code into the source code. Fig. 3 shows the floating point and integer operations
breakdown, we find that the 47% of total floating point and integer operations belong to array
addressing computations (data movement related computations operations), 30% of those be-
long to the arithmetic computations, 22% of those belong to the comparing computations
(conditional comparing related computation), and others take 1%. So, we choose data movement
computations, arithmetic computations and comparing computations as the minimum operations
subset of DC workloads.
Figure 3: Floating point and Integer Operations Breakdown.
4 BOPS
BOPS (Basic OPerations per Second) is the average number of BOPs (Basic OPerations) for a
specific workload completed per second. In this section, we present the definition of BOPs and
how to measure BOPS with or without the available source code.
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4.1 BOPs Definition
We summarize basic operations of DC from three classes, which are Data Movement, Arithmetic
Computation and Comparing.
4.1.1 Data Movement
For the FLOPS metric, it is designed for numerical calculation, especially for high floating point
operation intensity algorithm, such as the floating point operation intensity (OI) of HPL is O(N),
and the data movement can be ignored (one orders of magnitude lower than the floating point
operations). On the other hand, in order to process the massive data in time, the complexity
of DC workloads are always low, and the operation intensity (the total number of floating point
and integer operations divided by the total byte number of memory access) of DC workloads is
O(1). So, the data movement can not be ignored. We choose the array addressing computation
operations corresponding to data movement-related operations. So, the first class in BOPs is
array addressing operations, such as loading or storing array values P[i].
4.1.2 Arithmetic Computation
The arithmetic operations is the key operations for the workload’s algorithm implementations.
We take the basic arithmetic computation operations into BOPs. So, the second class is the
arithmetic operations, such as X +Y .
4.1.3 Comparing
DC workloads have more comparing operations. So we take conditional comparing related com-
putation operations into the BOPs, the third class is the comparing operations, such as X <Y .
The detailed operations of BOPs are shown in Table 4. Each operation in Table 4 is counted
as 1 except for N-dimensional array addressing. Note that all operations are normalized to 64-bit
operation. For arithmetic operations, the number of BOPs is counted as the number of corre-
sponding arithmetic operations. For array addressing operations, we take the one-dimensional
array P[i] as the example. Loading the value of P[i] indicates the addition of an i offset to the
address location of P, so the number of BOPs increases by one. And, it can also be applied to the
calculation of the multi-dimensional array. For comparing operations, we transform them to sub-
traction operations. We take X <Y as an example and transform it to X −Y < 0, so the number
of BOPs increases by one.
Table 4: Normalization Operations of BOPs.
Operations Normalized value
Add 1
Subtract 1
Multiply 1
Divide 1
Bitwise operation 1
Logic operation 1
Compare operation 1
One-dimensional array addressing 1
N-dimensional array addressing 1*N
Through the definition of BOPs, we can see that in the comparison with FLOPS, BOPS con-
cerns not only the floating-point operations, but also the integer operations. On the other hand,
like FLOPs, BOPs normalize all operations into 64-bit operations, and each operation is counted
as 1. The delays of different operations are not considered in the normalized calculation of BOPs,
because the delays can be extremely different in different micro-architecture platforms. For ex-
ample, the delay of the division in Intel Xeon E5645 processor is about 7-12 cycles, while in Intel
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Atom D510 processor, the delay can reach up to 38 cycles [6]. Hence, the consideration of delays
in the normalization calculations will lead to architecture-related issue.
4.2 How to Measure BOPs
4.2.1 Source-code level measurement
We can calculate BOPs from the source code of a workload, and this method needs some man-
ual work (inserting the counting code). However, it is independent with the underlying system
implementation, so it is fair to evaluate and compare different system and architecture imple-
mentations. As the following example shows, BOPs is not calculated in Lines 1 and 2, because
they are variable declarations. Line 3 consists of a loop command and two integer operations,
and the number of corresponding BOPs is (1+1) * 100 = 200 for the integer operations, while the
loop command is not calculated; Line 5 consists of the array addressing operations and addition
operations: the array addressing operations are counted as 100 * 1, and the addition operations
are counted as 100*1, so the sum of BOPs in the example program is: 200 + 200 = 400.
1 long newClusterSize [ 1 0 0 ] ;
2 long j ;
3 for ( j =0; j <100; j ++)
4 {
5 newClusterSize [ j ]= j +1;
6 }
To measure BOPs in the source code level, we need to insert the counting code and the debug
flag. To count BOPs, we will turn on the debug flag, and for the performance evaluation, we will
turn off the debug flag.
Another thing we need to take into account is the system built-in library functions. For the
calculation of the system-level functions, such as Strcmp() function, we implement user-level func-
tions manually, and then count the number of BOPs through inserting the counting code.
For the microbenchmark workloads, we can insert the counting codes easily through analyzing
the source code. For the component benchmarks or real applications, first, we profile the execution
time of the real DC workload and find out the Top N hotspot functions. Second, we analyze these
hotspot functions and insert the counting code into these functions. Then, we can count BOPs
for the real DC workload. For example, as shown in the Fig. 4, there are 20 functions which
occupy 69% execution time of the Redis workload. We insert the counting codes to these hotspot
functions, then we can get BOPs through running the Redis workload.
Figure 4: Hotspot Functions of the Redis Workload.
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4.2.2 Instruction level measurement under X86_64 architecture
The source-code measurement need to analyze the source code, which costs a lot especially for
complex system stacks (e.g., Hadoop system stacks). Instruction level measurement can avoid
this high analysis cost and the restriction of needing the source code, but it is architecture-
dependent. We propose an instruction-level approach to measure BOPs, which uses the hardware
performance counter to obtain BOPs. Since different types of processors have different perfor-
mance counter events, for convenience, we introduce an approximate but simple instruction level
measurement method under X86_64 architecture. That is, we can obtain the number of related
instructions through the hardware performance counters. And BOPs can be calculated according
to the following equation (please note that this equation is for Intel E5645, which equipped with
128-bit SSE FPUs and ALUs).
BOPs= Integer_All+FP_All (4)
Integer_All = Integer_Ins+2∗SSE_Integer (5)
FP_All = FP_Ins+SSE_Scalar+2∗SSE_Packed (6)
Please note that our instruction level measurement method includes all of floating point and
integer instructions under X86_64 architecture, which does not exactly conform to the BOPS
definition. So, it is a approximate measurement method, and does not suit for the performance
evaluation among different micro-architectures (such as CISC Vs. RISC). However, on the same
Intel X86_64 platforms, the deviation between the instructions level measurement and the source
code level measurement is no more than 0.08, through our experiments on Intel Xeon E5645.
4.3 How to Measure the system with BOPS
4.3.1 The Peak BOPS of the System
BOPS is the average number of BOPs for a specific workload completed per second. The peak
BOPS can be calculated by the micro-architecture with the following equation.
BOPSPeak =NumCPU ∗NumCore ∗Frequency∗NumBOPsPerC ycle (7)
For our Intel Xeon E5645 experimental platform, the CPU number is 1, the core number is 6, the
frequency of core is 2.4 GHZ, BOPs per cycle is 6 (The E5645 equips two 128-bit SSE FPUs and
three 128-bit SSE ALUs, and according to the execution port design, it can execute three 128-bit
operations per cycle). So BOPSPeak = 1∗6∗2.4G∗6= 86.4GBOPS.
4.3.2 The BOPS Measuring Tool
We provide a BOPS measuring tool to measure the performance of DC systems. At present we
choose Sort in the DCMIX as the first BOPS measuring tool. To deal with the diversity of DC
workloads, we will develop a series of representative workloads as the BOPS measuring tools. We
choose Sort as the first BOPS measuring tool for it is the most widely used workload in the DC [5].
And the Sort workload realizes the sorting of an integer array of a specific scale, the sorting
algorithm uses quick sort algorithm and the merge algorithm. The program is implemented by
C++ and MPI. The scale of the Sort workload is 10E8 records, and BOPs of that is 529E9. The
details of BOPs can be found in the Table 5, Please note that BOPs value will change as the data
scale changes.
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Table 5: BOPs of the Sort Measuring Tool
Operations Counters
Arithmetic operations 106E9
Comparing operations 36E9
Array addressing operations 387E9
Total 529E9
4.3.3 Measuring the System with BOPS
The measuring tool can be used to measure the real performance of the workload on the specific
system. Furthermore, the BOPS efficiency can be calculated by the following equation.
BOPSE f f iciency =BOPSReal /BOPSPeak (8)
For example, Sort has 529E9 BOPs. We run Sort on the Xeon E5645 platform and the execution
time is 18.7 seconds. BOPSReal = 529E9/18.7= 28GBOPS. For the Xeon E5645 platform, the
peak BOPS is 86.4 GBOPS, the real performance of Sort is 28 GBOPS, so the efficiency is 32%.
4.3.4 The Upper Bound Performance Model
We modify the Roofline model through changing the metric from FLOPS to BOPS, we call the
BOPS based upper bound model as DC-Roofline.
BOPSAttainedPeak =min(OIBOPS ∗MemBandPeak,BOPSPeak) (9)
BOPSPeak and MemBandPeak are the peak performance of the platform, and the operation
intensity (OIBOPS) is the total number of BOPs divided by the total byte number of memory
access. For example, the OI of the sort benchmark is 3.0, the peak memory bandwidth is 13.8
GB/s, the peak BOPS is 86.4 GBOPS. So, the attained peak BOPS of the Sort is 41.4 GBOPS and
the attained BOPS efficiency is 68%.
BOPSAttainedE f f iciency =BOPSReal /BOPSAttainedPeak (10)
4.3.5 Adding Ceilings for DC-Roofline
We add three ceilings –ILP, SIMD, and Prefetching– to specify the performance upper bound
for the specific tuning settings. Among them, ILP and SIMD reflect computation limitations and
Prefetching reflects memory access limitations. We evaluate our experiments on Intel Xeon E5645
platform. We use the Stream benchmark as the measurement tool for the Prefetching ceiling. We
improve the memory bandwidth through opening the pre-fetching switch option in the system
BIOS, and then the peak memory bandwidth increases from 13.2GB/s to 13.8GB/s. Then, we add
two calculation ceilings. The first one is SIMD and the second one is ILP. SIMD is the common
method for the HPC performance improvement, which performs the same operation on multiple
data simultaneously. Modern processors have 128-bit wide SIMD instructions at least (i.e., SSE,
AVX, etc.). In the next sub-section, we will show that SIMD also suits for the DC workload. ILP
efficiency can be described by the IPC efficiency (the peak IPC of E5645 is 4). We add the ILP
ceiling with IPC no more than 2 (according to our experiments, the IPC of all of workloads is no
more than 2), and add the SIMD ceiling with the SIMD upper bound performance. We use the
following equation to estimate the ILP and SIMD ceilings:
BOPSCeiling =BOPSPeak ∗ ILPE f f iciency∗SIMDScale (11)
where ILPE f f iciency is the IPC efficiency of the workload, SIMDScale is the scale of SIMD (for
E5645, the value is 1 under SIMD, the value is 0.5 under SISD). Therefore, ILP (Instruction-level
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parallelism) ceiling is 43.2 GBOPS when the IPC number is 2. Based on the ILP ceiling, the SIMD
ceiling is 21.6 GBOPS when not using SIMD. At last, the attained performance bound of a given
workload under ceilings is described as follows.
BOPSAttainedC =Min(BOPSCeiling, MemBandCeiling ∗OIBOPS) (12)
The visualized DC-Roofline model on the Intel Xeon E5645 platform can be seen in Fig. 5. The
diagonal line represents the bandwidth, and the roof line shows the peak BOPS performance. The
confluence of the diagonal and roof lines at the ridge point (where the diagonal and horizontal
roofs meet) allows us to evaluate the performance of the system. Similar to the original Roofline
model, the ceilings – which imply the performance upper bounds for the specific tuning settings –
can be added to the DC-Roofline model. There are three ceilings (ILP, SIMD, and Prefetching) in
the figure.
Figure 5: Visualized the DC-Roofline model on the Intel E5645 Platform.
5 Evaluations
5.1 Experimental Platforms and workloads
We choose DCMIX as DC workloads, and choose three typical HPC microbenchmarks (HPL,
Graph500, and Stream) as the experimental workloads too. Three systems equipped with three
typical Intel processors are chosen as the experimental platforms, which are Intel Xeon E5310,
Intel Xeon E5645 and Intel Atom D510. The detailed settings of platforms are shown in Table 2.
5.2 The BOPS Metrics for DC Systems Evaluations
Fig. 6 is the visualized BOPS based upper bound performance model (Equation 9). There are six
DCMIX microbenchmarks, one typical component benchmarks (the Redis workload) and three
typical HPC microbenchmarks in the Figure. And three experimental platforms are also in the
figure. We see that all of performance metrics are unified to BOPS metric, which include the peak
performance of the system (such as the ’Peak of E5645’ is the peak performance of the E5645
platform), and the performance of the workload (such as performances of the Sort workload under
different platforms). So, we can do the following evaluations. First, analyzing the performance
gaps of different systems. Second, performing the apple-to-apple comparison for DC systems.
Third, analyzing the upper bound performance of DC systems.
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Figure 6: Evaluation of Three Intel Processors Platforms with BOPS.
5.2.1 The Performance Gaps across Different DC Platforms
Reflecting the performance gaps of different DC systems is the first requirements for BOPS. From
Fig. 6, we see that:
First, for the performance gaps between E5310 and E5645, the peak BOPS performance gap
is 2.3X (38.4 GBOPS v.s. 86.4 GBOPS), the gap of the average wall clock time is 2.1X. The bias is
only 10%.
Second, for the performance gaps between D510 and E5645, the peak BOPS performance gap
is 6.7X (12.8 GBOPS v.s. 86.4 GBOPS), the gap of the average wall clock time is 7.4X. The bias is
only 9%.
Third, for the performance gaps between D510 and E5310, the peak BOPS performance gap
is 3X, the gap of the average wall clock time is 3.4X. The bias is only 10%.
So, the bias between the peak BOPS performance gap and the average wall clock time gap is
no more than 10%.
5.2.2 The Apple-to-Apple Comparison of DC systems
We take the Redis workload (the typical online service workload) and the Sort workload (the
typical data analytic workload) as the example to illustrate the apple-to-apple comparison. On
the E5645 platform, the Redis workload is 2.9 GBOPS, the performance efficiency of theory peak
is 20% and that of the theory upper bound is 34% (Redis is a single-threaded server and we deploy
it on the single specific CPU core). The Sort workload is 28 GBOPS, the efficiency of the theory
peak is 32% and that of the theory upper bound is 68% (Sort is a multi-threaded workloads).
We see that the Sort workload is more efficiency on the E5645 platform, and we can also do the
optimizations base on the upper bound performance model (more details are in the next section).
On the other hand, the user-perceived metric of Redis is 122,000 Requests/S and that of Sort
is 8.3E6/S (sorting 8.3E6 number elements per seconds), we can not get any insight from these
user-perceived metrics. So, we can do the apple-to-apple comparisons with BOPS, whatever they
are different type workloads (online services v.s. offline data analytics) or different implements
(single-threaded Vs. multi-threaded).
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Table 6: The Apple-to-Apple Comparison for DC workloads.
Redis Sort
BOPS 2.9G 28G
BOPS Efficiency 20% 32%
BOPS Attained Efficiency 34% 68%
5.2.3 The Upper Bound Performance of DC systems
We use the Sort measuring tool to evaluate the upper bound performance of DC systems. The
peak BOPS is obtained by Equation 7. The real BOPs values are obtained by the source-code
level measurement, and BOPS efficiency is obtained by Equation 8. As shown on the Table 7,
BOPS efficiencies of E5645, E5310 and D510 are 32%, 20% and 21%, respectively. Furthermore,
using the BOPS based upper bound performance model (Equation 9 and Equation 10), we get the
BOPS attained efficiency of E5645, E5310 and D510 are 68%, 49% and 51%. So we see that the
BOPS value is more reasonable to reflect the peak performance and the upper bound performance
of real DC systems.
Table 7: The BOPS Efficiency of DC Platforms.
E5645 D510 E5310
Peak BOPS 86.4G 12.8G 38.4G
Real BOPS 28G 2.7G 7.7G
BOPS Efficiency 32% 21% 20%
BOPS Attained Efficiency 68% 49% 51%
5.3 BOPS for HPC workloads
We evaluate the traditional HPC benchmarks with BOPS On the E5645 platform. As shown in
the Table. 8, we chose HPL [11], Graph500 [30] and Stream [26] as workloads. Under the BOPS
metric, the maximum performance gap of different workloads is no more than 3.4X (41 GBOPS
v.s. 12 GBOPS). On the other hand, the maximum FLOPS gap is 77.8X (38.9 GFLOPS Vs. 0.05
GFLOPS). Although these benchmarks are all CPU-intensive workloads (their CPU utilizations
are close to 100%), HPL is mainly about floating point addition and multiplication, while BFS and
Stream are mainly about data movement related operations. So, there is larger bias among them
under the FLOPS metric, but the bias is small under the BOPS metric. This also implies that
BOPS is suited for multiple application domains, especially for the data movement dominated
workloads.
Table 8: BOPS for Traditional HPC Workloads.
HPL Graph500 Stream
GFLOPS 38.9 0.05 0.8
FLOPS efficiency 68% 0.04% 0.7%
GBOPS 41 12 13
BOPS efficiency 47% 18% 20%
6 The BOPS’s Use Cases
6.1 The BOPS based System Evaluation
We show the user case to evaluate the system with BOPS. We choose five typical workloads to rep-
resent five typical application domains. We choose the Union workload (the OLAP workload), the
Redis workload (the OLTP workload), the MatrixMultiply workload (the AI workload), the Sort
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workload (the BigData workload), and the HPL workload (the HPC workload) as experimental
workloads. Please note that based on the BOPS metric, all of workloads and application domains
can be extended.
We use Kiviat diagrams to show the system evaluation. From Fig. 7, the average performance
efficiencies are 17%, 20%, and 23% for D510, E5310, and E5645 respectively. And the standard
deviations are 0.7, 7.1, and 12.8 for D510, E5310, and E5645 respectively. From Fig. 7, we see
that E5310 and E5645 are more suitable for HPC (the HPL workload’s BOPS performance is
more better than others), while D510 is more balanced (the standard deviations is only 0.7). This
is because that both the Xeon E5645 and the Xeon E5310 support out-of-order execution, the four-
wide instruction issue, and two 128-bit independent FPUs. On the other hand, D510 is in-order
pipeline, two-wide instruction issue, and only one 128-bit multiple FPU. So, E5645 and E5310
are typical Brawny core processors for floating point computations. D510 is Wimpy core processor
and more balanced for all application domains.
Figure 7: The BOPS based System Evaluation.
6.2 The BOPS based DC Workload Optimizations
We illustrate how to use the DC-Roofline model to optimize the performance of DC workloads on
the E5645 platform. According the upper bound performance model, we adopt four optimization
methods. [Memory Bandwidth Optimizations], we improve the memory bandwidth through
opening the pre-fetching switch option. [Compiled Optimizations], compiled optimization is
the basic optimization for the calculation. We improve the calculation performance through
adding the compiling option with -O3 (i.e., gcc -O3). [OI Optimizations], for the same work-
load, higher OI means the better locality. We modify workload implementations to reduce data
movement and increase OI. [SIMD Optimizations], we apply the SIMD technique to the DC
workload, and change programs of the workload from SISD to SIMD through revising SSE. We
see that the prefetching optimization and compiled optimization only change the configurations of
the system (easy to implement). On the other hand, Operation Intensity optimization and SIMD
optimization need to revise the source codes of the workload (hard to implement).
Fig. 8 shows the optimization trajectories of the Sort workload. In the first step, we perform
Memory Bandwidth Optimization, BOPS increases from 6.4 GBOPS to 6.5 GBOPS. In the sec-
ond step, we perform Compiled Optimization, improving the performance to 6.8 GBOPS. In the
original source codes, data are loading and processing in the disk, and the OI of Sort is 1.4. In the
third step, we perform OI Optimization, we revise the source code, which loads and processes all
data in the memory, and the OI of Sort increases to 2.2. The performance of Sort increases to 9.5
GBOPS. In the forth step, we apply the SIMD technique to the DC workloads, and change Sort
from SISD to SIMD through revising SSE. By using the SEE Sort, the performance is 28 GBOPS,
which is 32% of the peak BOPS. Under the guidance of the DC-Roofline model, the performance
improvement of the Sort workload is achieved by 4.4 times.
Finally, we take all workloads as a whole to show their performance improvements. For the
Sort workload, we execute four optimizations (Memory Bandwidth Optimizations, Compiled Opti-
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Figure 8: Optimizations of the Sort Workload Under the BOPS based Model.
mizations, OI Optimizations and SIMD Optimizations). For other workloads, we execute two ba-
sic optimizations (Memory Bandwidth Optimizations and Compiled Optimizations). As shown in
Fig. 9, all workloads have achieved performance improvements ranging from 1.1X to 4.4X. More-
Figure 9: DC Workloads’ Optimizations on the Intel E5645 Platform.
over, we can observe the workload efficiency from the DC-Roofline model. As shown in Fig. 9, the
workload, which is more closer to the ceiling has higher efficiency. For example, the efficiency of
Sort is 65% under the ILP ceiling, and that of MD5 is 66% under the SIMD ceiling. The efficiency
equation is calculated as follows.
BOPSCeilingE f f iciency =BOPSReal /BOPSAttainedC (13)
Fig. 10 shows the final results by using Roofline (the left Y axis) and DC-Roofline (the right Y
axis), respectively. Please note that the Y axis in the figure is in logarithmic coordinates. From the
figure, we can see that if using the Roofline model in terms of FLOPS, the achieved performance
is at most up to 0.1% of the peak FLOPS. For the comparison, the results using the DC-Roofline
model is up to 32% of the peak BOPS. So, the DC-Roofline model is more suited for the upper
bound performance model of DC.
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Figure 10: The Roofline Model and the DC-Roofline Model on the Intel E5645 Platform.
6.3 Optimizing the Real DC Workload Under DC-Roofline Model
As the real DC workload always has million lines of codes and tens of thousands of functions, it
is not easy to use the DC-Roofline model directly (the Roofline or DC-Roofline model is designed
for the kernel program optimization). In this section, we propose the optimization methodology
for the real DC workload, which is based on the DC-Roofline model. We take the Redis workload
as the example to illustrate the optimization methodology, and the experimental results show
that the performance improvement of the Redis is 120% under the guidance of the optimization
methodology.
6.3.1 The Optimization Methodology for the Real DC Workloads
Fig. 11 demonstrates the optimization methodology for real DC workload. First, we profile the
execution time of the real DC workload and find out the Top N hotspot functions. Second, we
analyze these hotspot functions (merging functions with the same properties) and build the M
Kernels (M is less than or equal to N). As the independent workload, the Kernel’s codes are
based on the source code of the real workload and implement a part of functions (specific hotspot
functions) of the real workload. Third, we optimize these Kernels through the DC-Roofline model,
respectively. Forth, we merge optimization methods of Kernels and optimize the DC workload.
Figure 11: The Optimization Methodology for the Real DC workload
6.3.2 The Optimization for the Redis Workload
Redis is a distributed, in-memory key-value database with durability. It supports different kinds
of abstract data structures and is widely used in modern internet services. The Redis V4.0.2 has
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about 200,000 lines of codes and thousands of functions.
The Experimental Methodology
Redis, whose version is 4.0.2, is deployed with stand-alone model. We choose Redis-Benchmark
as the workload generator. For the Redis-Benchmark settings, the total request number is 10 mil-
lions and 1000 parallel clients are created to simulate the concurrent environment. The query
operation of each client is SET operations. We choose the queries per second (QPS) as the user-
perceived performance metrics. And the platform is Intel Xeon E5645, which is the same as in
Section V.
The hotspot Functions of Redis
There are 20 functions which occupy 69% execution time. These functions can be classified
into three categories. The first category is the dictionary table management, such as dictFind(),
dictSdsKeyCompare(), lookupKey(), and siphash(). The second category is the memory manage-
ment, such as malloc_usable_size(), malloc(), free(), zmalloc(), and zfree(). The last category is the
encapsulation of system functions. The first two categories take 55% of total execution time.
The Kernels of Redis
Based on the hotspot functions analysis, we build two Kernels, one is for the memory man-
agement, which is called MMK. The other is for the dictionary table management, which is called
DTM. Each Kernel is constructed by the corresponding hotspot functions, and can run as an in-
dependent workload. Please note that the Kernel and the Redis workload share the same client
queries.
The Optimizations of DTM
According to the optimization methods of the DC-Roofline Model (proposed on the Section
V), we execute related optimizations. As the pre-fetching switch option has been opened in the
Section V, we execute the following three optimizations: Compiled Optimization, OI Optimization
and SIMD Optimization. We perform the Compiled Optimization through adding the compiling
option with -O3 (gcc -O3). The optimizations can be shown in Table 9, we improve the OI of
DTM from 1.5 to 3.5, and BOPS from 0.4 G to 3 G; In the DTM, the rapidly increasing of key-
value pairs would trigger the reallocate operation of the dictionary table space, and this operation
will bring lots of data movement cost, we propose a method to avoid this operation through pre-
allocating a large table space. We call this optimization as NO_REHASH. Using NO_REHASH,
we improve the OI of DTM from 3.5 to 4, and BOPS from 3 G to 3.1 G; The hash operations are
main operations in the DTM, we replace the default SipHash algorithm with the HighwayHash
algorithm, which is implemented by the SIMD instruction program. We call this optimization as
SIMD_HASH. Using SIMD_HASH, we improve the OI of DTM from 4 to 4.7, and BOPS from 3.1
G to 3.7 G.
Table 9: Optimizations of DTM
Type OI GBOPS
Original Version 1.5 0.4
Compiled Optimization 3.5 3
OI Optimization 4 3.2
SIMD Optimization 4.7 3.7
The Optimizations of MMK
According to the optimization methods of the DC-Roofline Model, we do two optimizations:
Compiled Optimization and OI Optimization. We do the Compiled Optimization through adding
the compiling option with -O3 (gcc -O3). The optimization can be shown in Table 9, we improve
the OI of MMK from 3.1 to 3.2, and BOPS from 2.2 G to 2.4 G; To reduce data movement cost,
We replace the default malloc algorithm with the Jemalloc algorithm in the MMK. Jemalloc is a
general purpose malloc implementation that emphasizes fragmentation avoidance and scalable
concurrency support. We call this optimization as JE_MALLOC. Using JE_MALLOC, we improve
the OI of MMK from 3.2 to 90, and BOPS from 2.4 G to 2.7 G.
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Table 10: Optimizations of MMK
Type OI GBOPS
Original Version 3.1 2.2
Compiled Optimization 3.2 2.4
OI Optimization 90 2.7
The Optimizations of Redis
Merging the above optimizations of DTM and MMK, we do the optimizations for the Redis
workload. Fig. 12 shows the optimization trajectories, we execute the Compiled Optimization
(adding the compiling option with -O3), OI Optimization (NO_REHASH and JE_MALLOC), and
SIMD Optimization (SIMD_HASH) one by one. Please note that the peak performance of the
system is 14.4 GBOPS in the Fig. 12. This is because that the Redis is a single-threaded serve
and we deploy it on the single specific CPU core. As shown in Fig. 12, the OI of the Redis workload
is improved from 2.9 to 3.8, and BOPS from 2.8 G to 3.4 G. And, the QPS of the Redis is improved
from 122,000 requests/s to 146,000 requests/s.
Figure 12: Optimization Trajectories of the Redis Workload on the Intel E5645 Platform.
7 Conclusion
For the system and architecture community, performing the apple-to-apple comparison and ob-
taining the upper bound performance of the specific system are very important for the system evo-
lution, design and optimization. This paper proposes a new computation-centric metric-—BOPS
that measures the DC computing system. The metric is independent with the underlying sys-
tems and hardware implementations, and can be calculated through analyzing the source code.
As an effective metric for DC, BOPS can truly reflect not only the performance gaps of different
systems, but also the efficiency of DC systems and can be used to perform the apple-to-apple com-
parison. All of these characteristics are foundations of quantitative analysis for DC systems. And
we also illustrate that BOPS can not only guide the optimization of the system (the Sort workload
achieved 4.4X performance improvement), but also evaluate the computer system from multiple
application domains, which include but are not limited to Big data, AI, HPC, OLTP and OLAP.
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